
clk
state_reg[1:0]
C
D
Q
RTL_REG
clk_out_i
I0[1:0]
V=B"01"
I1[1:0]
=
O
RTL_EQ
clk_out
state_i
V=B"01", S=2'b00
I0[1:0]
V=B"10", S=2'b01
I1[1:0]
S=2'b10
I2[1:0]
S=default
I3[1:0]
O[1:0]
S[1:0]
RTL_MUX